

Analytical Photoresponses of Gated Nanowire Photoconductors

Yinchu Shen, Jiajing He,* Yang Xu, Kaiyou Wang,* and Yaping Dan*

Low-dimensional photoconductors have extraordinarily high photoresponse and gain, which can be modulated by gate voltages as shown in literature. However, the physics of gate modulation remains elusive. In this work, the physics of gate modulation in silicon nanowire photoconductors with the analytical photoresponse equations is investigated. It is found that the impact of gate voltage varies vastly for nanowires with different size. For the wide nanowires that cannot be pinched off by high gate voltage, it is found that the photoresponses are enhanced by at least one order of magnitude due to the gate-induced electric passivation. For narrow nanowires that starts with a pinched-off channel, the gate voltage has no electric passivation effect but increases the potential barrier between source and drain, resulting in a decrease in dark and photocurrent. For the nanowires with an intermediate size, the channel is continuous but can be pinched off by a high gate voltage. The photoresponsivity and photodetectivity is maximized during the transition from the continuous channel to the pinched-off one. This work provides important insights on how to design high-performance photoconductors.

persistent research interests were mainly driven by the extraordinarily high photogain observed in these devices (up to 10^{10}).^[10,11] According to the classical photogain theory,^[12] high gain and high bandwidth can be achieved in photoconductors as long as the device is made short enough, which however has never been realized.^[13] In fact, the classical theory was derived on two misplaced assumptions as shown in our recent publication.^[14] The first assumption is that the photogenerated excess carriers are uniform in spatial distribution on condition of uniform doping and illumination, which becomes invalid in the presence of metal-semiconductor boundary confinement. The second assumption is that the excess electrons and holes equally contribute to the photocurrent, which intuitively should be true because the absorption of photons will create an equal number of electrons and holes. However, devices in practice often have surfaces or

1. Introduction

Low-dimensional photoconductors have been extensively investigated in the past several decades on thin films,^[1,2] nanowires,^[3–5] quantum dots,^[6,7] and more recently 2D semiconductors.^[8,9] The

interfaces where depletion regions and/or trap states appear. The depletion regions and/or trap states will localize excess minority carriers, leaving the majority counterparts to dominantly contribute to the photocurrent.

After correcting these two assumptions, we derived a theoretical photogain equation which, however, like the classical theory, is an implicit function of light intensity and device parameters (physical size, doping concentration, etc).^[14] As a result, it cannot be used for fitting experimental data or guiding the device design. To search for an explicit photogain theory, we analyzed the dark and photo current that are dependent on nanowire size, finding that all nanowires have a surface depletion region which plays an important role in photogain. Photo Hall measurements showed that the built-in electric field in surface depletion separates photogenerated electrons and holes, pumping excess majority carriers into the conduction channel.^[4] The separation of excess electrons and holes will create a forward photovoltage that narrows down the surface depletion region and widens the conduction channel. In return, a large photocurrent and photogain are induced.^[15]

Interestingly, after the channel is widened, the actual increase of excess carrier concentration in the conduction channel is negligible (also true for bulk device).^[15] This means that a high-gain photoconductor can be modeled as a resistor with a channel that has a width controlled by the floating surface junctions. Following this model, we established an explicit photogain theory that

Y. Shen, J. He, Y. Dan
University of Michigan – Shanghai Jiao Tong University Joint Institute
Shanghai Jiao Tong University
Shanghai 200240, China
E-mail: jjajinghe@siom.ac.cn; yaping.dan@sjtu.edu.cn

J. He
Aerospace Laser Technology and System Department
Shanghai Institute of Optics and Fine Mechanics
Chinese Academy of Sciences
Shanghai 201800, China

Y. Xu
School of Micro-Nano Electronics
Zhejiang University
Hangzhou 310027, China

K. Wang
State Key Laboratory for Superlattices and Microstructures
Institute of Semiconductors
Chinese Academy of Sciences
Beijing 100083, China
E-mail: kywang@semi.ac.cn

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/sml.202402682>

DOI: 10.1002/sml.202402682




Figure 1. a) Optical microscopic image of a silicon nanowire photoconductor with aluminum electrodes, HfO₂ dielectric, and ITO gate. Inset: device schematic. b) *I*–*V* characteristics of silicon nanowires with a width ranging from 50 to 230 nm. c) Width-dependent conductance of silicon nanowires before and after coated with HfO₂ and ITO. d) Gate transfer characteristics of nanowire field effect transistors. Symbols are experimental data and solid lines are simulation results. e) Simulated negative potential barrier as a function of gate voltage for nanowires with different width. f) Simulated potential profile along the nanowire width for the domains I, II, and III in (d) and (e).

can fit well the experimental data, from which we extracted the doping concentration, carrier mobility, minority carrier recombination lifetime and other parameters.^[15] The extracted doping concentration and carrier mobility were verified with Hall effect measurements.^[16] The minority carrier recombination lifetime was validated independently by near-field scanning photocurrent microscopy.^[17]

Gate-modulated photoconductors exhibit interesting photoresponses, which were explored extensively in recent years.^[18–20] In this work, we investigated the physics of gate modulation in silicon nanowire photoconductors with the analytical photoresponse equations. For the wide nanowires that cannot be pinched off by gate voltage, we found that the photoresponses are enhanced by at least one order of magnitude as the gate voltage increases, reaching a saturation when the surface depletion region reaches its maximum. The fitting of the analytical photoresponses with the experimental data shows that the photoresponse enhanced by the gate is mainly caused by the electric passivation effect instead of the widening of the surface depletion region. For narrow nanowires that start with a pinched-off channel, the photoresponses decrease as the gate voltage increases. The surface depletion region is forced by the nanowire width. A higher gate voltage does not increase surface depletion region and therefore will not induce a stronger electric passivation effect. Instead, a higher gate voltage will only increase the potential barrier between source and drain, resulting in smaller dark and photocurrent. For the nanowires with an intermediate size, the channel

is continuous but can be pinched off by a high gate voltage. Accordingly, the photoresponses start with a pattern similar to the channel-continuous nanowire and then transit to one like the pinched-off nanowire as the gate voltage increases.

2. Results and Discussion

The silicon nanowires were fabricated by patterning the 220 nm thick device layer of a silicon-on-insulator (SOI) wafer which was pre-doped with boron at a concentration of $\approx 8.6 \times 10^{17} \text{ cm}^{-3}$ by ion implantation (See experimental section for details). These nanowires are 30 μm long with different widths ranging from 50 to 230 nm. Each of these nanowires is connected with two large Si pads (formed along with nanowires) to form negligible Ohmic contacts with Al electrodes. **Figure 1a** shows the optical microscopic (OM) image of the device. A 50 nm thick HfO₂ was formed around the silicon nanowires as the gate dielectric, followed by thermal evaporation of Indium Tin Oxide (ITO) as gate electrodes. The transparent ITO electrode can act as both metal gate and transmission window for light illumination (Transmittance for ITO gate and HfO₂ insulator layer shown in Supporting Information Section 1). **Figure 1b** shows the *I*–*V* curves for the as-fabricated nanowires which transit from a linear correlation into a nonlinear one when the nanowires are narrower than ≈ 80 nm. This phenomenon indicates the existence of surface depletion regions, which was widely observed in our previous experiments.^[3,15–17]

The current for the nanowire with a continuous channel can be calculated following Equation (1).

$$I = \mu N_A q E (H - 2W_{dep}) (W - 2W_{dep}) \quad (1)$$

in which μ is the mobility of holes, N_A the doping concentration, q the unit charge, H and W the physical height and width of the nanowire and W_{dep} the depletion region width. As the nanowire width W narrows down, the current at a fixed bias linearly decreases, as shown in Figure 1c. Extending this linear correlation, we find that the intercept equals to $2W_{dep}$ according to Equation (1). Clearly, we have $W_{dep} \approx 43.5$ nm for the as-fabricated nanowires. After the nanowires were coated with HfO_2 and Indium Tin Oxide (ITO), the depletion region width decreases to $W_{dep} \approx 35.5$ nm due to the large work function (compared to our Si nanowire) of ITO and surface passivation effect of HfO_2 . When the nanowire is narrower than $2W_{dep}$, the nanowire channel is pinched off and a potential barrier is created between source and drain. As a result, the current exponentially drops as the nanowire width decreases (see the inset of Figure 1c).

Figure 1d depicts the gate-dependent source-drain current for nanowires with different widths. To clearly explain the gate-dependent behavior, we divide the gate-dependent current into three domains (I, II, and III) and also simulate the gate-dependent potential in Figure 1e in addition to the potential profile in Figure 1f. First, let us take a look at the current-gate dependency among different nanowires. It is clear that the current is mostly determined by the potential barrier between source and drain because the gate-dependent current in Figure 1d and potential in Figure 1e follow almost the same pattern except for those very narrow nanowires. For wide nanowires (140 and 180 nm), the channel is too wide to pinch off. The potential barrier φ_{sd} is zero and the current only slightly (sub-linearly) decreases as the gate voltage increases because the surface depletion region is expanding to its maximum (W_{dep}^{max}) of ≈ 50 nm in strong inversion from the initial width $W_{dep}^0 \approx 35$ nm at $V_g = 0$ V. For the very narrow nanowires, the potential barrier φ_{sd} is large and the current of majority holes across the barrier becomes too small. Instead, the current is dominated by the leakage current between the channel and source/drain. This is why the current is the same for the 50 and 70 nm wide nanowires when $V_g > 5$ V (Figure 1d).

Second, we focus on the three domains of each nanowire in Figure 1d,e. In the domain I, the surface depletion region is small. The increase of gate voltage will enlarge the surface potential but not the potential barrier φ_{sd} (see black and red line in Figure 1f) unless the nanowire is pinched off because of its narrow width (≤ 70 nm). As the gate voltage increases to the domain II, the surface depletion region transits from depletion to weak inversion (E_i across E_F near the surfaces). The surface charge concentration is low and charge carriers in the channel center have to get involved in response to the gate voltage increase. As a result, the potential barrier φ_{sd} is highly dependent on the gate voltage (from red line to orange line in Figure 1f) and the current quickly drops in this domain (Figure 1d). In the domain III, the surfaces are in strong inversion and the surface electrons respond to the increase of gate voltage. As a result, the potential barrier φ_{sd} is weakly dependent on gate voltage (see the orange and green lines

in Figure 1f) according to the principle of classical metal-oxide-semiconductor (MOS) capacitors. This results in the saturation of current in the domain III.

Now, let us discuss the gate-dependent photoresponses of these nanowires. In Figure 1d, the nanowires can be roughly divided into three categories. The first category is those nanowires wider than $2W_{dep}^{max}$ that can never be pinched off by the gate voltage (180 and 140 nm wide). The second category is those narrower than $2W_{dep}^0$ that start with a pinched-off channel at $V_g = 0$ V (70 and 50 nm wide). After we have a better understanding of these two extreme cases, we are ready to discuss the third category between the first and second one in which the nanowires will transit from a continuous channel to a pinched-off one as the voltage increases (110 and 90 nm wide).

Nanowires with a width $W > 2W_{dep}^{max}$. These nanowires are wide enough to always maintain a continuous channel even at high gate voltage. In this case, the surface depletion region acts like a floating Schottky junction. The nanowire photoconductor can be modeled as a photoresistor that has a channel width controlled by the floating Schottky junction according to our previous publication.^[15] The Schottky junction is modulated by both the gate voltage and light illumination. Figure 2a shows the source-drain current dependent on gate voltage under light illumination. As the voltage ramps up, the depletion region increases to its maximum, minimizing the conduction channel width and also the current. Light illumination narrows down the depletion region because the separation of excited electron-hole pairs by the built-in electric field creates a forward photovoltage. As a result, the conduction channel is broadened and a photocurrent (photoconductance) is created in the conduction channel. In such a scenario, we expect that the light illumination is more like a photogate, resulting in a right shift of the current along V_g . Surprisingly, the light illumination has some effect of lifting up the current at high gate voltage.

To further explore this phenomenon, we plot in Figure 2b the photocurrent versus gate voltage under the illumination of different light intensity calculated from Figure 2a. As the gate voltage increases from 0 to 10 V, the photocurrent is increased by at least one order of magnitude although the depletion width is increased by only a factor of 2 (estimated from the dark current decrease in Figure 2a). The increase in photocurrent by gate voltage is mainly driven by the electric passivation effect (see more discussions below). The dangling bonds on surfaces often create defect energy levels in the bandgap of semiconductors. Photogenerated electrons and holes can be efficiently recombined via these defect energy levels, resulting in a low concentration of photogenerated electron-hole pairs at steady state, which is detrimental to the performance of photodetectors and photodiodes. Chemical and electrical surface passivation techniques are often employed to reduce the recombination rate of photogenerated carriers. For chemical surface passivation techniques, dielectrics, molecules and even ions are often used to reduce the density of surface defect states by turning the dangling bonds into saturated ones. For electrical surface passivation techniques, charged dielectrics and ions are introduced to the surfaces so that photogenerated electrons and holes are separated near the surface defects. The recombination rate of photocarriers is thus reduced. In Figure 2b, The photocurrent eventually saturates at high gate voltage




Figure 2. Gate transfer optoelectronic characteristics for the nanowire device 180 nm wide at a fixed bias of 0.1 V. a) Current versus gate voltage under different light intensity. b) Photocurrent versus gate voltage under different light intensity. c) Photocurrent versus light intensity under different gate voltage. Inset: Extracted critical light intensity P_{light}^s and minority carrier lifetime τ_0 . d) Photoresponsivity versus Light intensity under different gate voltage, which reaches the maximum at large V_g (blue line). e) Photoresponsivity versus gate voltage under different light intensity which reaches the maximum as the light intensity approaches zero (blue line). f) Photodetectivity versus gate voltage under different light intensity which reaches the maximum as the light intensity approaches zero (blue line).

simply because the electric passivation effect peaks as the depletion region width reaches its maximum.

To quantitatively show the electric passivation effect, we plot the photocurrent versus light intensity at different gate voltages in Figure 2c. According to our previous publication,^[15] the photocurrent of a channel-continuous nanowire is correlated with the light illumination intensity following Equation (2). Fitting the experimental data with Equation (2) allows us to extract the critical light intensity P_{light}^s from which we further calculate the effective minority recombination lifetime τ_0 that is gate-dependent as shown in the inset of Figure 2c (see Supporting Information Section S2). The lifetime τ_0 increases by more than 2 orders of magnitude due to the electric passivation effect as the gate voltage sweeps from 0 to 10 V.

$$I_{ph} = I_{th} \ln \left(\frac{P_{light}}{P_{light}^s} + 1 \right) \quad (2)$$

$$I_{th} = \frac{\eta k_B T}{2qV_{bi0}} I_{ph}^s \quad (3)$$

where η is the ideality factor for the surface depletion as a floating Schottky junction, k_B is the Boltzmann constant, T the absolute temperature, q the unit charge and V_{bi0} the built-in potential of the surface depletion region. $I_{ph}^s = \mu p q E W_{dep} \left| \frac{dA_{ch}}{dW_{dep}} \right|$ with $\left| \frac{dA_{ch}}{dW_{dep}} \right|$

defined as the absolute derivative of the conducting channel area respective to the depletion region width.

$$P_{light}^s = \frac{\hbar \omega J_s H}{\alpha W_{dep} q} \quad (4)$$

where $\hbar \omega$ being the photon energy, J_s the leakage current density of the surface depletion region as a floating junction, α the photon absorption ratio (see Supporting Information Section 1), W_{dep} the depletion region width. Additionally, the leakage current density J_s is written as $J_s = \frac{q n_i W_{dep}}{2\tau_0}$ with n_i being the electron concentration in intrinsic silicon and τ_0 is the effective minority recombination in doped silicon.

Figure 2d exhibits the light-intensity-dependent photoresponsivity at different gate voltages. The photoresponsivity R can be written as Equation (5) according to the definition and Equation (2). When the light intensity P_{light} reduces to zero, the term after R_{max} on the right side of Equation (5) increases towards 1 and therefore the photoresponsivity R approaches to its maximum value R_{max} . The photoresponsivity R becomes larger at a higher gate voltage but will reach a limit (blue solid line) as the photocurrent will saturate at high gate voltage as shown in Figure 2b. We can also take a look at the photoresponsivity R as a function of gate voltage at different light intensities, shown in Figure 2e. The trend is similar to the photocurrent dependency on gate with a saturation at high gate voltage. The photoresponsivity increases

to a limit (solid blue line) as the light intensity decreases to zero. Note that, according to Equation (5), this limit is dependent on the nanowire physical parameters including minority recombination lifetime τ_0 , doping concentration, depletion region width and nanowire size.

$$R = \frac{I_{ph}}{P_{light}WL} = R_{max} \frac{P_{light}^s}{P_{light}} \ln \left(\frac{P_{light}}{P_{light}^s} + 1 \right) \quad (5)$$

in which $R_{max} = \frac{I_{th}}{P_{light}^sWL} = \frac{2\alpha qW_{dep}}{\hbar\omega A_c} \frac{\tau_c}{\tau_i} \left| \frac{dA_{ch}}{dW_{dep}} \right|$ with α being the light absorption ratio by the nanowire, $\hbar\omega$ the photon energy, A_c the nanowire cross-sectional area, τ_c transient decay time constant and τ_i the majority carrier transit time. More specifically, the transient decay time constant $\tau_c = \frac{\eta k_B T N_A}{2qn_i V_{bi0}} \tau_0$ can be found from our previous work where η is the ideality factor of the surface depletion region as a floating Schottky junction, k_B the Boltzmann constant, T the absolute temperature, N_A the doping concentration, n_i the intrinsic carrier concentration and V_{bi0} the built-in voltage of the surface depletion region in darkness. The majority carrier transit time is expressed as $\tau_i = \frac{L}{\mu E}$ where L is the nanowire length and E is the electric field intensity under the source-drain bias.

Photoresponsivity only represents the performance of photodetectors in one aspect. Photodetectivity D^* is a more comprehensive parameter to gauge the performance of a photodetector that can balance the photoresponsivity and noises. The power spectrum of thermal noise is given as $\overline{I_n^2} = \frac{4k_B T}{r}$ with r being the nanowire resistance in darkness, k_B the Boltzmann constant and T the absolute temperature.^[21,22] The analytical expression of photodetectivity is given in Equation (6) for the channel-continuous nanowires. Similar to Equation (5), the photodetectivity in Equation (6) will approach to its maximum D_{max}^* as the light intensity reduces to zero (blue solid line in Figure 2f). D_{max}^* is linearly proportional to R_{max} and the square root of resistance \sqrt{r} in darkness. The sweep of incremental V_g reduces the dark current by a factor of ≈ 2 (r increases by 2 times) for the 180 nm wide nanowire (Figure 2a) but increases the responsivity by at least one order of magnitude due to the electric passivation effect (Figure 2e). For this reason, the photodetectivity is dominated by photoresponsivity, therefore exhibiting a dependence on gate voltage similar to the photoresponsivity, as shown in Figure 2e and f. As the gate voltage ramps up, D_{max}^* increases from $\approx 10^{10}$ Jones to $\approx 5 \times 10^{11}$ Jones for this 180 nm wide nanowire. Note that the detectivity will increase proportionally as the source-drain bias increases unless the drift length ($L = \mu E \tau$) is comparable to the nanowire length (30 μm), for which the source-drain bias has to reach as high as ≈ 30 V because the effective minority recombination lifetime in the nanowires is as short as nanoseconds.

$$D^* = \frac{R\sqrt{A}}{S_n} = \frac{R\sqrt{WL}}{\sqrt{\frac{4k_B T}{r}}} = D_{max}^* \frac{P_{light}^s}{P_{light}} \ln \left(\frac{P_{light}}{P_{light}^s} + 1 \right) \quad (6)$$

in which $D_{max}^* = \frac{2\alpha qW_{dep}}{\hbar\omega A_c} \frac{\tau_c}{\tau_i} \sqrt{\frac{WLr}{4k_B T}} \left| \frac{dA_{ch}}{dW_{dep}} \right|$ with α being the absorption coefficient, q the unite of charge, W_{dep} the surface depletion region width, $\hbar\omega$ the photon energy, A_c the nanowire radial cross-

section area, τ_c is the transient decay time defined previously, τ_i thansit time across the semiconductor, W and L the physical width and length, r the nanowire channel resistance, $k_B T$ the thermal energy and A_{ch} the radial cross-section are of the conduction channel.

Nanowires with a width $W < 2W_{dep}^0$. Let us then focus on the nanowires that are pinched-off at $V_g = 0$ V (see black squares in Figure 3a). The pinched-off nanowire will be switched back to the channel continuous mode if the negative gate voltage is applied (See Figure S3, Supporting Information). For the pinched-off nanowire, there is a potential barrier φ_{sd} between source and drain. Light illumination will reduce φ_{sd} and create a photocurrent I_{ph} (Figure 3a). The fact that the current is dominated by the potential barrier φ_{sd} allows us to find the following correlation of photocurrent and the variation of φ_{sd} as shown in Equation (7).^[15]

$$\frac{I_{dark} + I_{ph}}{I_{dark}} = \exp \left(\frac{q\Delta\varphi_{sd}}{kT} \right) \quad (7)$$

in which k is the Boltzmann constant, T the absolute temperature, and I_{dark} the dark current.

The photocurrents dependent on gate voltage at different light intensities are plotted in Figure 3b. The photocurrent follows a similar pattern of dark current dependent on gate voltage. As mentioned previously, when the negative gate voltage is applied, the nanowire will be switched to the channel-continuous mode. In this case, the photocurrent will follow a patten in Figure 2b, that's, the photocurrent declines as the gate voltage moves towards more negative (see Figure S3, Supporting Information). What's weird in Figure 3b is that the photocurrent levels off at $V_g > 1$ V. To better understand this level-off phenomenon, we need to find how the minority recombination lifetime changes on the gate voltage, since previous data in Figure 2c show that the minority recombination lifetime is a dominant factor for photocurrent. For this reason, we plot in Figure 3c the photocurrent dependent on light intensity at different gate voltages. According to our previous work, the dependence of photocurrent on light intensity for channel-pinched-off nanowires can be written as Equation (8).^[15] Fitting the experimental data with Equation (8) allows us to extract the critical light intensity P_{light}^s (black line) and then the minority recombination lifetime τ_0 (line line) as shown in the inset of Figure 3c. Overall, the pinched-off nanowire has a relatively poor electric surface passivation as the minority recombination lifetime τ_0 is within a range of 0.1–1 ns, 1–2 orders of magnitude lower than the channel-continuous nanowire at high gate voltage (see the inset of Figure 2c). A closer look indicates that τ_0 first increases and then decreases and finally levels off at $V_g > 1$ V. Accordingly, the electric passivation effect and the resultant photocurrent will level off at high gate voltage in Figure 3b.

$$I_{ph} = I_{dark} \left[\left(\frac{P_{light}}{P_{light}^s} + 1 \right)^{\frac{n}{m}} - 1 \right] \quad (8)$$

in which I_{dark} is the dark current, m is the ratio of the surface potential variation V_{ph} of a channel-continuous nanowire and $\Delta\varphi_{sd}$ of a channel-pinched-off nanowire.^[21] Other parameters were defined in previous equations.




Figure 3. Gate transfer optoelectronic characteristics of the nanowire device 70 wide at a fixed bias of 1 V. a) Current versus gate voltage under different light intensity. b) Photocurrent versus gate voltage under different light intensity. c) Photoresponsivity versus light intensity under different gate voltage. e) Photoresponsivity versus gate voltage under different light intensity, which will maximize (pink line) as light intensity approaching zero. f) Photodetectivity versus gate voltage under different light intensity, which will maximize (pink line) when light intensity approaching zero.

Figure 3d exhibits the photoresponsivity of the channel-pinned-off nanowire as a function of light intensity at different gate voltages, which can be analytically described by Equation (9). The term in the curly braces after R_{max} will reach 1 as the light intensity P_{light} decreases to zero. The photoresponsivity can be also plotted a function of gate at different light intensities as shown in Figure 3e. The dependence of photoresponsivity on gate voltage follows a pattern similar to photocurrent in Figure 3b except that the photoresponsivity increases as the light intensity decreases. The photoresponsivity reaches a maximum R_{max} at zero light intensity which is plotted as the pink line by plugging into R_{max} the gate-dependent dark current I_{dark} in Figure 3a and P_{light}^s found in the inset of Figure 3d.

$$R = \frac{I_{ph}}{P_{light}WL} = R_{max} \left\{ \frac{mP_{light}^s}{\eta P_{light}} \left[\left(\frac{P_{light}}{P_{light}^s} + 1 \right)^{\frac{\eta}{m}} - 1 \right] \right\} \quad (9)$$

in which the maximum photoresponsivity $R_{max} = \frac{\eta I_{dark}}{mWL P_{light}^s}$ with η being the ideality factor of surface depletion region as a Schottky junction, I_{dark} the dark current of the nanowire, m the ratio of channel barrier reduction to surface potential reduction under the same light illumination, W and L the physical width and length, and P_{light}^s is defined previously.

The photodetectivity D^* for channel-pinned-off nanowires is written as Equation (10) in which D^* will reach the maximum value D_{max}^* as the light intensity approaches to zero. D_{max}^* is

proportional to the minority recombination lifetime τ_0 and the square root of the resistance (\sqrt{r}) in darkness. At $V_g < \approx 0.8$ V, the gate voltage increase τ_0 (the inset of Figure 3c) but decreases J_{dark} (Figure 3a). This competing trend results in a slightly increase of photodetectivity (Figure 3f). At $V_g > \approx 0.8$ V, τ_0 first decreases and then levels off (the inset of Figure 3c) while the dark current monotonically decreases, resulting in a quick drop followed by a level-off in the photodetectivity (Figure 3f). For this 70 nm wide nanowire, D_{max}^* starts from $\approx 5 \times 10^{12}$ Jones at low gate voltages and drops to $\approx 5 \times 10^{11}$ Jones at high gate voltages.

$$D^* = \frac{R\sqrt{WL}}{\sqrt{\frac{4k_B T}{r}}} = D_{max}^* \left\{ \frac{mP_{light}^s}{\eta P_{light}} \left[\left(\frac{P_{light}}{P_{light}^s} + 1 \right)^{\frac{\eta}{m}} - 1 \right] \right\} \quad (10)$$

in which $D_{max}^* = \frac{2\tau_0\alpha\eta I_{dark}}{m\hbar\omega H n_i} \sqrt{\frac{r}{4k_B TWL}}$ with τ_0 being the effective minority carrier recombination lifetime, α the absorption coefficient, η being the ideality factor of surface depletion region as a Schottky junction, I_{dark} the dark current of the nanowire, m the ratio of channel barrier reduction to surface potential reduction under the same light illumination, $\hbar\omega$ the photon energy, H the nanowire physical thickness, n_i the intrinsic electron concentration of the semiconductor, r the nanowire channel resistance, $k_B T$ the thermal energy and W and L the physical width and length, respectively.

Nanowires with a width $2W_{dep}^0 < W < 2W_{dep}^{max}$. Lastly, we will focus on the third kind of devices that have an intermediate




Figure 4. Gate transfer optoelectronic characteristics for the nanowire device 90 nm wide at a fixed bias of 1 V. a) Current versus gate voltage under different light intensity. b) Photocurrent versus gate voltage under different light intensity. c) Photocurrent versus light intensity under different gate voltage. d) Photoresponsivity versus light intensity under different gate voltage. e) Photoresponsivity versus gate voltage under different light intensity. The dash line represents the corresponding limit for channel-continuous and pinch-off mode when light intensity approaches zero. f) Photodetectivity versus gate voltage under different light intensity. The dash line represents the corresponding limit for channel-continuous and pinch-off mode when light intensity approaches zero.

width. It starts with a continuous channel but can be pinched off by gate voltage. Take the 90 nm wide nanowire as an example shown in **Figure 4a**. The increase of the applied gate voltage first parabolically reduces the current (see the inset of **Figure 4a**) because the surface depletion region ($\sim\sqrt{V_g + V_{bi}}$) is widening to narrow down the conduction channel.^[23] At a gate voltage higher than ≈ 0.8 V, the conduction channel is pinched off, and the current drops exponentially (linear in logarithmic scale). Under light illumination, the I - V_g curve right shifts, increasing the threshold voltage. The induced photocurrent, interestingly, first increases to its peak $\approx V_g = 0.4$ V and quickly drops towards zeros as the gate voltage increases (**Figure 4b**). The initial increase in photocurrent is caused by mostly the enhancement of electric surface passivation effect, similar to what we observed in **Figure 2b** for the channel-continuous nanowires. However, before the surface depletion region reaches its theoretical maximum, the conduction channel is pinched-off and a potential barrier is created between source and drain. As a result, the photocurrent starts to drop, consistent with the behavior of the channel-pinched-off nanowires in **Figure 3b**.

Figure 4c plots the photocurrent as a function of light intensity which can be well fitted with Equation (2) at small gate voltages for channel-continuous nanowires and Equation (8) at large gate voltages for pinched-off nanowires. The photocurrents in between are difficult to nicely fit with either Equation (2) or Equation (8). Similar phenomena were also ob-

served for photoresponsivity dependent on light intensity in **Figure 4d**.

Photoresponsivity and photodetectivity dependent on gate voltage are plotted in **Figure 4e,f**, respectively. At small gate voltages, these parameters increase as the gate voltage, largely following the behavior of a channel-continuous nanowire (**Figure 2e,f**), in particular at high light intensity. At large gate voltages, these parameters decrease as the gate voltage increases, similar to what we observed for the channel-pinched-off nanowire in **Figure 3e,f**. Interestingly, these parameters will reach a maximum at a medium voltage, for example ≈ 0.8 V, in particular under high light intensity.

3. Conclusion

In this work, we investigated the gate-modulated photoresponses of silicon nanowire photoconductors. Depending on whether the channel is continuous or pinched off, the gate voltage had a different impact on the photoresponses of the nanowires. For the nanowires that are too wide to pinch off, the gate voltage enhances the photoresponses by strengthening the electric passivation effect. The enhanced photoresponses reach a plateau as the surface depletion region enters the strong inversion mode at high gate voltage. For the narrow nanowires that are pinched off by the small width, the gate voltage will not enhance the electric passivation effect but increase the potential barrier between

source and drain, resulting in smaller photoresponses at higher gate voltage. For those with an intermediate size, the nanowires transit from a continuous channel to a pinched-off one with the photoresponses reaching a peak during this transition.

From these observations, we conclude that a nanowire photoconductor will have the best performance when the nanowire surfaces are in strong inversion and the nanowire channel is just pinched off by its physical width. A strongly inverted surface will maximize the electric passivation effect and hence the photoresponse. When the channel is just pinched off, the dark current is suppressed without sacrifice of photoresponse, resulting in a maximum of photodetectivity and photoresponsivity.

4. Experimental Section

Device Fabrication: The silicon-on-insulator (SOI) wafers were first cleaned with acetone and deionized (DI) water. Boron ions were then implanted into the device layer of the SOI wafer at an implantation energy of 30 keV and a dose of $2.2 \times 10^{13} \text{ cm}^{-2}$. The doping peak was located at 110 nm below the surface with a maximum concentration of $8.7 \times 10^{17} \text{ cm}^{-2}$. After the implantation, rapid thermal annealing (RTA) was employed to activate the boron atoms at 1000 °C for 20s. Then the silicon wafers were cut into $2 \times 2 \text{ cm}^2$ squares. All pieces were cleaned with piranha solution (98% H_2SO_4 :30% H_2O_2 , 3:1(v/v)). A 250 nm-thick layer of poly(methyl methacrylate) (PMMA) resist (XR-1541-006, Dow Corning Electronics, USA) was spin-coated on the p-type SOI samples at 4000 rpm for 60s. Then the wafers were baked at 180 °C for 90s. The PMMA resist was exposed by electron beam lithography (Vistec EPBG5200) and subsequently developed in MIBK and IPA. PMMA was a positive electron beam resist. After that, aluminum (Al) was evaporated to the exposed region to form the etch mask for micropads. Then, NR9-1500PY (Futurrex Inc. USA) photoresist was coated on the wafers at 4000 rpm for 40s. After baked at 140 °C for 60s, the NR9 resist was exposed to UV light (MDA-400) and developed in the RD6 developer after post-baking at 110 °C for 60s. After that, Al film was evaporated, followed by a liftoff process. The Al nanowire and micropad patterns defined by electron beam exposure and photolithography were then transferred to the SOI device layer by reactive ion etching (RIE, Sentech ICP Reactive Ion Etching System), forming an array of silicon nanowires with each connecting to two silicon pads for metal contacts. After photolithography, 20 nm thick cobalt and 180 nm thick aluminum were evaporated onto the silicon pads as electrodes. To form good ohmic contacts, the wafers were then annealed in argon atmosphere for 15 min at 230 °C. Then a 50 nm thick layer of HfO_2 was then grown of the surface of the sample at 250 °C by plasma-enhanced atomic layer deposition (PEALD, Beneq). Another photolithography was performed to expose the electrodes parts. Inductively coupled plasma (ICP) Reactive Ion Etching (RIE) System was applied to etch the HfO_2 to expose the electrodes. The third photolithography was conducted to create the liftoff pattern for the ITO gate electrode, followed by the ITO evaporation and lift-off. In the end, the device samples were annealed in argon atmosphere for 10mins at 400 °C to increase the transparency and conductivity of ITO.

Photoresponse Measurements: The devices were characterized in a probe station by high-precision digital sourcemeters (Keithley 2636). Light from a commercial LED ($\lambda = 532 \text{ nm}$) created a uniform light illumination spot ($\approx 5 \text{ mm}$ in diameter) on the samples. The light intensity was controlled by the driving current from a sourcemeter (Keithley 2400). The light intensity was calibrated by a commercial photodiode (G10899-003 K, Hamamatsu).

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This work was financially supported by the Oceanic Interdisciplinary Program of Shanghai Jiao Tong University (No. SL2022ZD107), the Shanghai Pujiang Program (No. 22PJ1408200), the Shanghai Jiao Tong University Scientific and Technological Innovation Funds (No. 2020QY05), the special-key project of Innovation Program of Shanghai Municipal Education Commission (No. 2019-07-00-02-E00075) and the National Science Foundation of China (NSFC) (No. 92065103). The devices were fabricated at the Center for Advanced Electronic Materials and Devices (AEMD), Shanghai Jiao Tong University.

Conflict of Interest

The authors declare no conflict of interest.

Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

Keywords

gate transfer characteristics, high-gain, nanowire, photodetector, photoresponse

Received: April 4, 2024
Revised: June 14, 2024
Published online: July 26, 2024

- [1] Z. Yang, Y. Deng, X. Zhang, S. Wang, H. Chen, S. Yang, J. Khurgin Nicholas, X. Fang, X. Zhang, R. Ma, R. Ma, *Adv. Mater.* **2018**, *30*, 1704333.
- [2] C. Scales, P. Berini, *IEEE J. Quantum Electron.* **2010**, *46*, 633.
- [3] K. Chen, X. Zhao, A. Mesli, Y. He, Y. Dan, *ACS Nano* **2018**, *12*, 3436.
- [4] H. Wang, *Appl. Phys. Lett.* **2013**, *103*, 093101.
- [5] H. Jeddi, B. Witzigmann, K. Adham, L. Hrachowina, M. T. Borgström, H. Pettersson, *ACS Photonics* **2023**, *10*, 1748.
- [6] K. Chen, C. Zhang, X. Zang, F. Ma, Y. Chen, Y. Dan, *Small* **2021**, *17*, 2006307.
- [7] G. Konstantatos, I. Howard, A. Fischer, S. Hoogland, J. Clifford, E. Klem, L. Levina, E. H. Sargent, *Nature* **2006**, *442*, 180.
- [8] F. H. L. Koppens, T. Mueller, P. Avouris, A. C. Ferrari, M. S. Vitiello, M. Polini, *Nat. Nanotechnol.* **2014**, *9*, 780.
- [9] G. Konstantatos, *Nat. Commun.* **2018**, *9*, 5266.
- [10] N. Matsuo, H. Ohno, H. Hasegawa, *Jpn. J. Appl. Phys.* **1984**, *23*, L299.
- [11] C. J. Kim, H. S. Lee, Y. J. Cho, K. Kang, M. H. Jo, *Nano Lett.* **2010**, *10*, 2043.
- [12] R. L. Petritz, *Phys. Rev.* **1956**, *104*, 1508.
- [13] J. S. Jie, W. J. Zhang, Y. Jiang, X. M. Meng, Y. Q. Li, S. T. Lee, *Nano Lett.* **2006**, *6*, 1887.
- [14] Y. Dan, X. Zhao, K. Chen, A. Mesli, *ACS Photonics* **2018**, *5*, 4111.
- [15] J. He, K. Chen, C. Huang, X. Wang, Y. He, Y. Dan, *ACS Nano* **2020**, *14*, 3405.
- [16] K. Li, J. He, W. Zhang, H. Liu, Y. Dan, *IEEE Electron Device Lett.* **2022**, *43*, 422.
- [17] K. Li, Y. Shen, Z. Su, Y. Dan, *J. Appl. Phys.* **2024**, 135.
- [18] W. Zhang, J. K. Huang, C. H. Chen, Y. H. Chang, Y. J. Cheng, L. J. Li, *Adv. Mater.* **2013**, *25*, 3456.

- [19] J. F. Siliquini, L. Faraone, *Semicond. Sci. Technol.* **1997**, 12, 1010.
- [20] Z. Huang, J. Liu, T. Zhang, Y. Jin, J. Wang, S. Fan, Q. Li, *ACS Appl. Mater. Interfaces* **2021**, 13, 22796.
- [21] H. Liu, Y. Dan, *IEEE Trans. Electron Devices* **2023**, 70, 3630.
- [22] J. M. Liu, *Photonic Devices*, Cambridge University Press, Cambridge **2009**.
- [23] P. Bhattacharya, *Semiconductor Optoelectronic Devices*, Prentice-Hall, Inc, Englewood Cliffs, NJ **1997**.