

IEEE TRANSACTIONS ON ELECTRON DEVICES

Gold Mask-Assisted Fabrication of Contamination-Free Monolayer MoS₂ Transistors

Yumeng Liu, Yizhuo Wang, Zhengfang Fan, Jianyong Wei, Seyed Saleh Mousavi Khaleghi[®], Shuwen Guo[®], Zhentao Lian, Hao Wei, Zhijuan Su, *Member, IEEE*, Rui Yang[®], *Member, IEEE*, Robert Kudrawiec[®], and Yaping Dan[®], *Senior Member, IEEE*

Abstract—Atomically thin MoS_2 is a promising material for field-effect transistors (FETs) and electronic devices. However, traditional photolithographic processes introduce polymeric photoresist contamination to 2-D materials, leading to a large uncertainty in their electrical property. In this work, we demonstrate a novel fabrication method using gold as a mask for patterning and etching, which protects 2-D materials from contamination of polymeric photoresists. This technique enables the fabrication of clean monolayer MoS_2 transistors with Ohmic contacts. MoS_2 devices was mass-produced using both traditional photo-lithography (TPL) and gold mask lithography (GML). Statistics (~200 devices) shows that MoS_2 devices produced by TPL vary in electrical properties by three orders

Received 12 November 2024; revised 5 January 2025; accepted 19 February 2025. This work was supported in part by the Oceanic Interdisciplinary Program of Shanghai Jiao Tong University under Grant SL2022ZD107; in part by Shanghai Pujiang Program under Grant 22PJ1408200; in part by the National Science Foundation of China (NSFC) under Grant 62304131, Grant W2412118, and Grant 92364107; in part by Shanghai Jiao Tong University Scientific and Technological Innovation Funds under Grant 2020QY05; and in part by the Science and Technology Commission of Shanghai Municipality (STCSM) under Grant 23QA1405300 and Grant 24ZR1491500. The review of this article was arranged by Editor Y. Xu. (*Corresponding authors: Zhijuan Su; Yaping Dan.*)

Yumeng Liu and Zhengtang Fan are with the University of Michigan– Shanghai Jiao Tong University Joint Institute, Shanghai 200240, China, and also with the Department of Micro/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai 200240, China.

Yizhuo Wang, Jianyong Wei, Zhentao Lian, Rui Yang, and Yaping Dan are with the University of Michigan–Shanghai Jiao Tong University Joint Institute, Shanghai 200240, China (e-mail: yaping.dan@sjtu.edu.cn).

Seyed Saleh Mousavi Khaleghi is with the University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai 200240, China, and also with the Department of Electrical and Electronic Engineering, University of Melbourne, Melbourne, VIC 3010, Australia.

Shuwen Guo is with the School of Energy and Materials, Shanghai Polytechnic University, Shanghai 201209, China.

Hao Wei is with the Department of Micro/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai 200240, China.

Zhijuan Su is with the Global Institute of Future Technology, Shanghai Jiao Tong University, Shanghai 200240, China (e-mail: zhijuan.su@ sjtu.edu.cn).

Robert Kudrawiec is with the Department of Semiconductor Materials Engineering, Wroclaw University of Science and Technology, 50-370 Wroclaw, Poland.

Digital Object Identifier 10.1109/TED.2025.3547294

of magnitude, while those fabricated by GML are highly reproducible with the conductivity variance within one order of magnitude.

Index Terms—Gold mask lithography (GML), MoS₂, ohmic contact, Raman spectrum.

I. INTRODUCTION

T WO-DIMENSIONAL semiconducting materials, such as transition metal dichalcogenides (TMDs), have emerged as a promising candidate to potentially replace silicon for next-generation integrated circuits [1], [2], [3], [4], [5], [6], [7]. However, their adoption to semiconductor manufacturing has been hindered by several challenges, in particular the widely used photolithography process. Traditional photolithography (TPL) is a polymeric process in which a thin layer of photoresist residue is often left on the 2-D material's surface [8], [9], [10]. This residue cannot be effectively removed by conventional solvents and may result in poor metal-semiconductor contacts, leading to significant performance degradation [11], [12]. For bulk semiconductors, such residues can be removed using harsh cleaning processes, such as oxygen plasma etching [8], [13]. However, these methods are unsuitable for atomically thin 2-D materials, as they can cause damage to the material's atomic layers [14], [15], [16], [17], further compromising the quality of the metal-semiconductor interface. Consequently, the presence of photoresist residue leads to substantial variability in device performance, which poses a significant barrier to the mass production of 2-D material-based integrated circuits. This issue makes the commercialization of 2-D materials for high-volume applications challenging, as the devices exhibit inconsistent electronic characteristics.

To address this challenge, we propose a novel fabrication method that employs gold as a protective mask for atomically thin 2-D materials during the photolithographic process. This technique effectively prevents the 2-D materials from being contaminated by photoresists, thereby ensuring pristine metal-semiconductor contacts. While other methods, such as selective etching [18], [19] or wet chemical cleaning [20], have been suggested to tackle contamination, they are either not

1557-9646 © 2025 IEEE. All rights reserved, including rights for text and data mining, and training of artificial intelligence

and similar technologies. Personal use is permitted, but republication/redistribution requires IEEE permission.

Authorized licensed use limited to Senahttra://www.jeen.verg/publications/rights/index 9,20259tt 6959.21formation IEEE Xplore. Restrictions apply.



Fig. 1. (a) Device process for the gold-assisted exfoliation to fabricate monolayer MoS₂ TRT is short for thermal release tap. (b) Optical image of the monolayer MoS₂. (c) Photoluminescence spectrum of MoS₂ under green laser excitation ($\lambda = 532$ nm). (d) Raman spectroscopy of MoS₂. (e) XPS of Mo 3d (top panel) and S 2p (bottom panel) spectra for MoS₂.

scalable or fail to maintain the pristine interfaces necessary for high-performance devices. In contrast, our gold mask lithography (GML) method is simple, scalable, and compatible with existing photolithography equipment, making it suitable for industrial applications and large-area production of 2-D material-based devices.

Through this innovative approach, we successfully fabricated MoS_2 transistors with pristine metal contacts, achieving highly reproducible electrical characteristics. We conducted large-scale fabrication using both TPL and GML. The statistics shows that the devices fabricated by TPL exhibit a variance of three orders of magnitude in conductance, whereas those fabricated by GML have a conductance variance within an order of magnitude. The results highlight the stability of this metal mask technique introducing contamination-free 2-D material transistors. The ability to fabricate high-quality, clean interfaces with minimal contamination is poised to make significant contributions to electronic device manufacturing and integration, paving the way for more sophisticated and efficient 2-D material-based technologies.

II. RESULTS AND DISCUSSION

A gold-assisted exfoliation technique was employed to exfoliate monolayers from bulk MoS_2 [21], as illustrated in Fig. 1(a). Initially, a thin layer of gold was thermally evaporated onto the fresh surface of a bulk crystal MoS_2 piece.

Gold atoms will preferentially bond with the surface sulfur atoms. The Au-S bonds are significantly stronger than the Van der Waals forces among MoS_2 layers, thereby facilitating the selective exfoliation of the top layer using thermal release tape (TRT). The tape was subsequently transferred to a target substrate (SiO₂/Si). The assembly was heated on a hotplate, followed by mild O₂ plasma treatment to remove any residual adhesive. The O₂ plasma power and etching duration were carefully controlled to prevent damage to the underlying monolayer MoS_2 during the etching process. Finally, the gold film was selectively etched using a KI/ I_2 solution, which effectively removes the gold without affecting the MoS_2 .

The resultant MoS₂ monolayer is presented in Fig. 1(b). The monolayer nature of the MoS₂ was rigorously verified through advanced spectroscopic techniques. Raman spectroscopy provided definitive evidence of the monolayer status, indicated by a characteristic 18 cm⁻¹ peak separation between the E_{2g} and A_{1g} vibrational modes-a hallmark of monolayer MoS₂ [see Fig. 1(c)]. This peak separation aligns with values reported in the literature, further confirming the successful isolation of a single MoS₂ layer [22].

Moreover, photoluminescence spectroscopy offered additional verification of the monolayer, revealing a prominent photoluminescence peak at 1.86 eV [see Fig. 1(d)] consistent with the direct bandgap of monolayer MoS₂ [23]. This result underscores the high optical quality and uniformity of the exfoliated material. To complement these findings, X-ray photoelectron spectroscopy (XPS) was employed to analyze the chemical states and bonding environments of the MoS₂ [see Fig. 1(e)]. These results collectively validate the successful fabrication of a high-quality and large-area MoS₂ monolayer [21].

Fig. 2(a) depicts the fabrication process for the metal mask technique used with MoS₂. A 40 nm-thick layer of gold was thermally re-evaporated onto the exfoliated MoS₂, followed by the spin coating of a photoresist. The photoresist made contact exclusively with the gold layer, avoiding direct interaction with the MoS₂. Standard photolithography was employed to pattern the photoresist. Gold etching was performed using a KI/ I_2 solution, which selectively etched the gold without affecting the MoS₂ monolayer. The temperature-dependent I-V characteristics (from 80 to 300 K), presented in Fig. 2(b), demonstrate an increase in current with rising temperature. The results indicate the presence of a strong Schottky barrier between the gold contact and MoS₂. The gate transfer characteristic curve at room temperature shown in Fig. 2(c) reveals the n-type transistor behavior of the MoS₂, with a hysteresis attributed to defects and other nonideal factors [24], [25]. The inset is the optical microscopic image of the device. Additionally, for the semiconductors that have a low carrier mobility like MoS₂ monolayers, the Schottky junction is best described by the diffusion model [26], [27]. In this model, the saturation current at reverse bias is proportional to electric field intensity and the exponential term of Schottky barrier height $e^{-(q/k_{\rm B}T)\Phi_{\rm B}}$

$$I_{\rm ds} = AA_{\rm 2D}^{**} \exp\left[-\frac{q}{k_{\rm B}T} \left(\Phi_{\rm B} - \frac{V_{\rm ds}}{n}\right)\right] \tag{1}$$



Fig. 2. (a) Fabrication process for MoS₂ devices with pure gold electrode contact. (b) *I*–*V* curves at different temperatures. (c) Gate transfer characteristics of the MoS₂ transistor (inset: device optical microscopic image). (d) Linear fit of ln (I_{ds}) versus 1000/T. (e) Slopes extracted from the linear fit is plotted as a function of V_{ds} and Φ_B is derived from its *y*-intercept.

where A represents the contact area, A_{2D}^{**} represents the effective 2-D equivalent Richardson constant which is temperature independent, q denotes the magnitude of the electron charge, $k_{\rm B}$ is the Boltzmann's constant, $\Phi_{\rm B}$ refers to the Schottky barrier height, n is the ideality factor, and $V_{\rm ds}$ is the source-drain bias.

Following (1), we have $\ln(I_{ds}) = \ln(AA_{2D}^{**}) - (q/k_BT)(\Phi_B - (V_{ds}/n))$. Therefore, it is not surprising that the current I_{ds} in Arrhenius plot is linear with 1000/T under different source-drain bias (V_{ds}) as shown in Fig. 2(d). The slope of these linear lines can be extracted from the experimental data in Fig. 2(d). Theoretically, the slope is given by $(q/k_B 1000)(\Phi_B - (V_{ds}/n))$. The bias-dependent barrier height $\Phi_B - (V_{ds}/n) = (k_B 1000/q) \times$ slope is replotted in Fig. 2(e). Clearly, the bias-dependent barrier height is linearly correlated with V_{ds} . Extending the linear correlation to intersect with the y-axis will obtain the Schottky barrier height Φ_B which is 20.7 \pm 0.2 meV.

For MoS₂-based integrated circuits, it is crucial to have highly reproducible devices in Ohmic contacts [28], [29], [30]. Bismuth, known for its low melting point and semimetallic characteristics, is a suitable metal to form Ohmic contacts with the MoS₂ monolayer [31]. It is well known that polymeric photoresist residues are often left on the surface of 2-D semiconductors in TPL [10]. These residues may change the conductance of the MoS₂ channel and create unreliable contacts with metals. Here, we take the advantage of the process developed for clean MoS₂-metal contacts and demonstrate a new paradigm to create clean contacts of MoS₂ with metals other than Au.



Fig. 3. (a) Fabrication process for MoS₂ devices with bismuth and gold electrode contacts. (b) *I*–*V* curves at different temperatures (inset: gate transfer characteristics of the MoS₂ transistor). (c) Optical microscope image of device array fabricated by GML, along with a magnified view of a single device. (d) *I*–*V* curves of traditional photo-lithography (TPL) and GML for 100 devices. (e) Current statistics of the device fabricated by classical photolithography and our gold masked lithography.

As shown in Fig. 3(a), gold was first thermally evaporated onto the 2-D material surface, followed by the spin coating of photoresist. Photolithography and metal etching were subsequently performed. The pattern in the photoresist are transferred to the protecting gold film. The desired metal films (Bi and Au in our case) were then evaporated to contact the 2-D materials. The remaining metal films were removed in the following lift-off process. Photolithography with a pattern complementary to the previous pattern was performed to protect the desired metal films from subsequent gold etching. Throughout the entire processes, MoS_2 remained clean without direct contact with photoresist.

Fig. 3(b) presents the current–voltage (I-V) characteristics of the device measured at different temperatures. In comparison with the I-V characteristics shown in Fig. 2(b), the device exhibits a linear I-V relationship from room temperature down to 80 K, indicating the formation of a high-quality Ohmic contact. Since Ohmic contact has been established, the Schottky barrier is completely eliminated, and the current is mostly governed by the channel resistance [32]. As a result, the Arrhenius plot cannot be used to extract the Schottky barrier height. The consistent linearity of the I-V curves under different thermal conditions further demonstrates the



Fig. 4. (a) *I–V* curves treated with and without KI for 50 devices. (b) Current statistics of the device fabricated with and without KI.

stability and reliability of the contact interface, highlighting the effectiveness of the fabrication process in achieving optimal electrical performance. The inset is the gate transfer characteristics of the MoS_2 transistor, showing that the MoS_2 channel is n-type. The narrow hysteretic loop indicates that the defects in these MoS_2 devices are significantly suppressed.

To make the above observations statistically meaningful, we fabricated 100 Au/Bi contact MoS₂ devices with GML. For comparison, we also fabricated another 100 Au/Bi contact MoS₂ devices with TPL. All of the devices were fabricated with identical geometries and electrode thicknesses on MoS₂ monolayers synthesized by chemical vapor deposition [33], [34], [35] (Six Carbon, Inc., Shenzhen, China). Fig. 3(c) shows the optical image of the MoS₂ device array on the chip. The inset shows the optical microscopic image of one such device.

Fig. 3(d) presents I-V curves of 100 devices fabricated separately by TPL and GML. Fig. 3(e) shows the statistics of the currents in darkness at a constant bias of 1 V applied across the devices. The inset is a box plot of the data, displaying the interquartile range (IQR) from the 25th to the 75th percentiles, with the central line representing the median. The current of the devices produced by TPL varies from device to device in a range of three-orders-of-magnitude. This large uncertainty is attributed to the uncontrollable doping effects of the photoresist residues chemically or electrically. In contrast, the currents of the devices produced by GML concentrate within one order of magnitude at \sim tens of nA. Clearly, the GML effectively mitigates the doping effect of the photoresist residue, thereby enhancing the reproducibility and reliability of device performances. These devices are fabricated in the cleanroom with the Class 100 000 which means 100 000 particles per cubic meters in the air space of the cleanroom. We believe that the variation from device to device fabricated by GML will be much smaller if these devices are fabricated in a lower-class cleanroom (Class 100, for instance).

However, in addition to the potential doping effect of organic photoresists on 2-D materials, the KI solution may also introduce doping [36]. To exclude the impact of KI/ I_2 doping, we have included data from KI-treated devices for comparison. Two batches of devices were fabricated using TPL, ensuring identical processing conditions, with one batch soaked in a KI/ I_2 solution for 5 s prior to fabrication (the same duration used for gold etching in the previous process). Fig. 4(a) shows the I-V curves for 50 devices with and without KI treatment, and Fig. 4(b) presents the corresponding statistical data.



Fig. 5. (a) MoS_2 monolayer synthesized on a SiO_2/Si substrate. The marked dots are where Raman spectra are taken. (b) Raman mapping spectra from different locations marked in (a). (c) Optical microscope image of a 2 mm region arbitrarily selected from the sample. (d) Raman mapping of the A_{1g} peak of MoS_2 within the region shown in (c).

It is observed that KI treatment results in slight doping of the devices, but does not improve the current variability.

On the other hand, to exclude the possibility that the three-order-of-magnitude variation in current comes from the inhomogeneity of the synthesized MoS₂ monolayers, we conducted a uniformity test on the monolayer MoS₂ used for the study in Fig. 3. Fig. 5(a) shows the optical image of the monolayer MoS₂ sample. The MoS₂ monolayer is synthesized on SiO₂/Si substrate with a size of 1×1 cm. We chose 49 points to test the uniformity of the MoS_2 monolayer by performing Raman spectroscopy [see Fig. 5(b)]. The Raman spectra indicate that the MoS₂ monolayer is globally uniform. To assess the local uniformity of the MoS₂ monolayer, we selected a 2 mm region of the MoS₂ sample for Raman mapping. The optical image of this region is shown in Fig. 5(c), and the corresponding A_{1g} peak Raman mapping is presented in Fig. 5(d). The slight fluctuations are attributed to measurement errors. These results consistently demonstrate that the MoS₂ exhibits excellent uniformity, and that the three-order-of-magnitude variation observed for the devices fabricated by TPL originates from the process itself instead of the nonuniformity in MoS₂ monolayer.

III. CONCLUSION

In this work, we successfully developed a novel fabrication process for monolayer MoS_2 transistors, utilizing gold as a protective mask during the patterning and etching stages. This technique effectively mitigates contamination from photoresists and other organic solvents, preserving the pristine condition of the MoS_2 surface and ensuring high-quality metal contacts. As a result, the fabricated transistors exhibit Ohmic contacts and robust electrical performance in reproducibility and uniformity. This advancement not only significantly enhances the performance and reliability of MoS_2 -based transistors but also establishes a benchmark for contamination-free fabrication of 2-D material devices. By enabling consistent, contamination-free fabrication, this technique opens the door to the scalable manufacturing of high-performance 2-D material-based electronics and optoelectronics. As it is compatible with existing photolithography process and scalable for large-area production, this approach holds promise for transforming the commercial viability of 2-D materials and paving the way for their widespread adoption in next-generation semiconductor technologies.

ACKNOWLEDGMENT

The MoS₂ monolayers were characterized at the Instrumental Analytical Center, Shanghai Jiao Tong University.

REFERENCES

- Q. Yang, J. Fang, G. Zhang, and Q. Wang, "Effect of substrate and temperature on the electronic properties of monolayer molybdenum disulfide field-effect transistors," *Phys. Lett. A*, vol. 382, no. 10, pp. 697–703, Mar. 2018, doi: 10.1016/j.physleta.2017.12.052.
- [2] Y. Liu and F. Gu, "A wafer-scale synthesis of monolayer MoS₂ and their field-effect transistors toward practical applications," *Nanosc. Adv.*, vol. 3, no. 8, pp. 2117–2138, Apr. 2021, doi: 10.1039/d0na01043j.
- [3] J. Sengupta and C. M. Hussain, "Molybdenum disulfide-based field effect transistor biosensors for medical diagnostics: Exploring a decade of advancements (2014–2024)," *TrAC Trends Anal. Chem.*, vol. 176, Jul. 2024, Art. no. 117742, doi: 10.1016/j.trac.2024.117742.
- [4] L.-R. Zou et al., "Research progress of optoelectronic devices based on two-dimensional MoS₂ materials," *Rare Met.*, vol. 42, no. 1, pp. 17–38, Jan. 2023, doi: 10.1007/s12598-022-02113-y.
- [5] A. Nourbakhsh et al., "MoS₂ field-effect transistor with sub-10 nm channel length," *Nano Lett.*, vol. 16, no. 12, pp. 7798–7806, Dec. 2016, doi: 10.1021/acs.nanolett.6b03999.
- [6] A. Khare and P. Dwivedi, "Design, simulation and optimization of multilayered MoS₂ based FET devices," *Eng. Res. Exp.*, vol. 3, pp. 1–11, Nov. 2021, doi: 10.1088/2631-8695/ac3d11.
- [7] Y. Zhang, Q. Liu, D. Zhang, Y. Hong, and Q. Li, "Anisotropic etching of 2D layered materials," *ChemPhysMater*, vol. 3, no. 4, pp. 341–356, Oct. 2024, doi: 10.1016/j.chphma.2024.07.001.
- [8] H. J. Jang, J. Y. Kim, E. Y. Jung, M. Choi, and H.-S. Tae, "Photoresist removal using reactive oxygen species produced by an atmospheric pressure plasma reactor," *ECS J. Solid State Sci. Technol.*, vol. 11, no. 4, Apr. 2022, Art. no. 045010, doi: 10.1149/2162-8777/ac62ef.
- [9] M. T. Pettes, I. Jo, Z. Yao, and L. Shi, "Influence of polymeric residue on the thermal conductivity of suspended bilayer graphene," *Nano Lett.*, vol. 11, no. 3, pp. 1195–1200, Mar. 2011, doi: 10.1021/nl104156y.
- [10] Y. Dan, Y. Lu, N. J. Kybert, Z. Luo, and A. T. C. Johnson, "Intrinsic response of graphene vapor sensors," *Nano Lett.*, vol. 9, no. 4, pp. 1472–1475, Apr. 2009, doi: 10.1021/nl8033637.
- [11] Y. Chen, D. S. Macintyre, and S. Thoms, "A non-destructive method for the removal of residual resist in imprinted patterns," *Microelectron. Eng.*, vols. 67–68, pp. 245–251, Jun. 2003, doi: 10.1016/S0167-9317(03)00184-9.
- [12] W. Den, S.-C. Hu, C. M. Garza, and O. Ali Zargar, "Review—Airborne molecular contamination: Recent developments in the understanding and minimization for advanced semiconductor device manufacturing," *ECS J. Solid State Sci. Technol.*, vol. 9, no. 6, Jul. 2020, Art. no. 064003, doi: 10.1149/2162-8777/aba080.
- [13] A. West, M. van der Schans, C. Xu, M. Cooke, and E. Wagenaars, "Fast, downstream removal of photoresist using reactive oxygen species from the effluent of an atmospheric pressure plasma jet," *Plasma Sources Sci. Technol.*, vol. 25, no. 2, Mar. 2016, Art. no. 02LT01, doi: 10.1088/0963-0252/25/2/02lt01.
- [14] J. Wang, Y. Wang, N. Su, and M. Li, "Improving consistency and performance of graphene-based devices via Al sacrificial layer," *Colloid Interface Sci. Commun.*, vol. 56, Sep. 2023, Art. no. 100743, doi: 10.1016/j.colcom.2023.100743.
- [15] Y.-C. Lin, C.-C. Lu, C.-H. Yeh, C. Jin, K. Suenaga, and P.-W. Chiu, "Graphene annealing: How clean can it be?" *Nano Lett.*, vol. 12, no. 1, pp. 414–419, Jan. 2012, doi: 10.1021/nl203733r.

- [16] T. Kwon, H. An, Y.-S. Seo, and J. Jung, "Plasma treatment to improve chemical vapor deposition-grown graphene to metal electrode contact," *Jpn. J. Appl. Phys.*, vol. 51, no. 4S, Apr. 2012, Art. no. 04DN04, doi: 10.1143/jjap.51.04dn04.
- [17] V. S. Prudkovskiy, K. P. Katin, M. M. Maslov, P. Puech, R. Yakimova, and G. Deligeorgis, "Efficient cleaning of graphene from residual lithographic polymers by ozone treatment," *Carbon*, vol. 109, pp. 221–226, Nov. 2016, doi: 10.1016/j.carbon.2016.08.013.
- [18] H. Sun, J. Dong, F. Liu, and F. Ding, "Etching of two-dimensional materials," *Mater. Today*, vol. 42, pp. 192–213, Jan. 2021, doi: 10.1016/j.mattod.2020.09.031.
- [19] W. S. Leong and J. T. L. Thong, "Metal-assisted chemical etching of molybdenum disulphide," in *Proc. 15th Int. Conf. Nanotechnol.* (*IEEE-NANO*), Jul. 2015, pp. 534–536, doi: 10.1109/NANO.2015. 7388658.
- [20] Z. Li, H. Bretscher, and A. Rao, "Chemical passivation of 2D transition metal dichalcogenides: Strategies, mechanisms, and prospects for optoelectronic applications," *Nanoscale*, vol. 16, no. 20, pp. 9728–9741, 2024, doi: 10.1039/d3nr06296a.
- [21] S. B. Desai et al., "Gold-mediated exfoliation of ultralarge optoelectronically-perfect monolayers," *Adv. Mater.*, vol. 28, no. 21, pp. 4053–4058, Jun. 2016, doi: 10.1002/adma.201506171.
- [22] S. Zhang et al., "Direct observation of degenerate two-photon absorption and its saturation in WS₂ and MoS₂ monolayer and few-layer films," ACS Nano, vol. 9, no. 7, pp. 7142–7150, Jul. 2015, doi: 10.1021/acsnano.5b03480.
- [23] K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz, "Atomically thin MoS₂: A new direct-gap semiconductor," *Phys. Rev. Lett.*, vol. 105, no. 13, p. 136805, Sep. 2010, doi: 10.1103/PhysRevLett.105. 136805.
- [24] H. Jawa, A. Varghese, and S. Lodha, "Electrically tunable room temperature hysteresis crossover in underlap MoS₂ field-effect transistors," *ACS Appl. Mater. Interfaces*, vol. 13, no. 7, pp. 9186–9194, Feb. 2021, doi: 10.1021/acsami.0c21530.
- [25] Y. Sheng et al., "Gate stack engineering in MoS₂ field-effect transistor for reduced channel doping and hysteresis effect," *Adv. Electron. Mater.*, vol. 7, no. 7, Jul. 2021, Art. no. 2000395, doi: 10.1002/aelm. 202000395.
- [26] H. Matsuura and H. Okushi, "Schottky barrier junctions of hydrogenated amorphous silicon-germanium alloys," J. Appl. Phys., vol. 62, no. 7, pp. 2871–2879, Oct. 1987, doi: 10.1063/1.339396.
- [27] J. Wilson, J. Zhang, and A. Song, "Analytical theory of thin-film Schottky diodes," ACS Appl. Electron. Mater., vol. 1, no. 8, pp. 1570–1580, Aug. 2019, doi: 10.1021/acsaelm.9b00324.
- [28] W. Li et al., "Approaching the quantum limit in two-dimensional semiconductor contacts," *Nature*, vol. 613, no. 7943, pp. 274–279, Jan. 2023, doi: 10.1038/s41586-022-05431-4.
- [29] S. Lee et al., "Semi-metal edge contact for barrier-free carrier transport in MoS₂ field effect transistors," ACS Appl. Electron. Mater., vol. 6, no. 6, pp. 4149–4158, Jun. 2024, doi: 10.1021/acsaelm.4c00250.
- [30] Z. Liu, Q. Zhang, X. Huang, C. Liu, and P. Zhou, "Contact engineering for temperature stability improvement of bi-contacted MoS₂ field effect transistors," *Sci. China Inf. Sci.*, vol. 67, no. 6, May 2024, Art. no. 160402, doi: 10.1007/s11432-023-3942-2.
- [31] P.-C. Shen et al., "Ultralow contact resistance between semimetal and monolayer semiconductors," *Nature*, vol. 593, no. 7858, pp. 211–217, May 2021, doi: 10.1038/s41586-021-03472-9.
- [32] J. Wei et al., "Analytical photoresponses of Schottky-contact MoS₂ phototransistors," *Small*, vol. 21, no. 6, Feb. 2025, Art. no. 2408508, doi: 10.1002/smll.202408508.
- [33] X. Wang et al., "Pass-transistor logic circuits based on waferscale 2D semiconductors," Adv. Mater., vol. 34, no. 48, Dec. 2022, Art. no. 2202472, doi: 10.1002/adma.202202472.
- [34] C. Sheng et al., "Two-dimensional semiconductors: From device processing to circuit integration," *Adv. Funct. Mater.*, vol. 33, no. 50, Dec. 2023, Art. no. 2304778, doi: 10.1002/adfm.202304778.
- [35] Y. Xia et al., "12-inch growth of uniform MoS₂ monolayer for integrated circuit manufacture," *Nature Mater.*, vol. 22, no. 11, pp. 1324–1331, Nov. 2023, doi: 10.1038/s41563-023-01671-5.
- [36] K. Hemanjaneyulu, J. Kumar, and M. Shrivastava, "MoS₂ doping using potassium iodide for reliable contacts and efficient FET operation," *IEEE Trans. Electron Devices*, vol. 66, no. 7, pp. 3224–3228, Jul. 2019, doi: 10.1109/TED.2019.2916716.